Regviz

Freescale Semiconductor /MKW21Z4 /XCVR_TSM_REGS /OVRD3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OVRD3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKW21Z4/XCVR_TSM_REGS/OVRD3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)TSM_SPARE0_EN_OVRD_EN 0 (TSM_SPARE0_EN_OVRD)TSM_SPARE0_EN_OVRD 0 (0)TSM_SPARE1_EN_OVRD_EN 0 (TSM_SPARE1_EN_OVRD)TSM_SPARE1_EN_OVRD 0 (0)TSM_SPARE2_EN_OVRD_EN 0 (TSM_SPARE2_EN_OVRD)TSM_SPARE2_EN_OVRD 0 (0)TSM_SPARE3_EN_OVRD_EN 0 (TSM_SPARE3_EN_OVRD)TSM_SPARE3_EN_OVRD 0 (0)RXTX_AUXPLL_BIAS_EN_OVRD_EN 0 (RXTX_AUXPLL_BIAS_EN_OVRD)RXTX_AUXPLL_BIAS_EN_OVRD 0 (0)RXTX_AUXPLL_VCO_EN_OVRD_EN 0 (RXTX_AUXPLL_VCO_EN_OVRD)RXTX_AUXPLL_VCO_EN_OVRD 0 (0)RXTX_AUXPLL_FCAL_EN_OVRD_EN 0 (RXTX_AUXPLL_FCAL_EN_OVRD)RXTX_AUXPLL_FCAL_EN_OVRD 0 (0)RXTX_AUXPLL_LF_EN_OVRD_EN 0 (RXTX_AUXPLL_LF_EN_OVRD)RXTX_AUXPLL_LF_EN_OVRD 0 (0)RXTX_AUXPLL_PD_EN_OVRD_EN 0 (RXTX_AUXPLL_PD_EN_OVRD)RXTX_AUXPLL_PD_EN_OVRD 0 (0)RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN 0 (RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD)RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD 0 (0)RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN 0 (RXTX_AUXPLL_ADC_BUF_EN_OVRD)RXTX_AUXPLL_ADC_BUF_EN_OVRD 0 (0)RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN 0 (RXTX_AUXPLL_DIG_BUF_EN_OVRD)RXTX_AUXPLL_DIG_BUF_EN_OVRD 0 (0)RXTX_RCCAL_EN_OVRD_EN 0 (RXTX_RCCAL_EN_OVRD)RXTX_RCCAL_EN_OVRD 0 (0)TX_HPM_DAC_EN_OVRD_EN 0 (TX_HPM_DAC_EN_OVRD)TX_HPM_DAC_EN_OVRD 0 (0)TX_MODE_OVRD_EN 0 (TX_MODE_OVRD)TX_MODE_OVRD 0 (0)RX_MODE_OVRD_EN 0 (RX_MODE_OVRD)RX_MODE_OVRD

RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN=0, RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN=0, RXTX_AUXPLL_VCO_EN_OVRD_EN=0, RXTX_AUXPLL_FCAL_EN_OVRD_EN=0, TSM_SPARE2_EN_OVRD_EN=0, RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN=0, RXTX_AUXPLL_PD_EN_OVRD_EN=0, TSM_SPARE1_EN_OVRD_EN=0, RXTX_AUXPLL_LF_EN_OVRD_EN=0, RXTX_AUXPLL_BIAS_EN_OVRD_EN=0, TX_HPM_DAC_EN_OVRD_EN=0, RXTX_RCCAL_EN_OVRD_EN=0, RX_MODE_OVRD_EN=0, TSM_SPARE3_EN_OVRD_EN=0, TX_MODE_OVRD_EN=0, TSM_SPARE0_EN_OVRD_EN=0

Description

TSM OVERRIDE REGISTER 3

Fields

TSM_SPARE0_EN_OVRD_EN

Override control for TSM_SPARE0_EN

0 (0): Normal operation.

1 (1): Use the state of TSM_SPARE0_EN_OVRD to override the signal “tsm_spare0_en”.
TSM_SPARE0_EN_OVRD

Override value for TSM_SPARE0_EN
TSM_SPARE1_EN_OVRD_EN

Override control for TSM_SPARE1_EN

0 (0): Normal operation.

1 (1): Use the state of TSM_SPARE1_EN_OVRD to override the signal “tsm_spare1_en”.
TSM_SPARE1_EN_OVRD

Override value for TSM_SPARE1_EN
TSM_SPARE2_EN_OVRD_EN

Override control for TSM_SPARE2_EN

0 (0): Normal operation.

1 (1): Use the state of TSM_SPARE2_EN_OVRD to override the signal “tsm_spare2_en”.
TSM_SPARE2_EN_OVRD

Override value for TSM_SPARE2_EN
TSM_SPARE3_EN_OVRD_EN

Override control for TSM_SPARE3_EN

0 (0): Normal operation.

1 (1): Use the state of TSM_SPARE3_EN_OVRD to override the signal “tsm_spare3_en”.
TSM_SPARE3_EN_OVRD

Override value for TSM_SPARE3_EN
RXTX_AUXPLL_BIAS_EN_OVRD_EN

Override control for RXTX_AUXPLL_BIAS_EN

0 (0): Normal operation.

1 (1): Use the state of RXTX_AUXPLL_BIAS_EN_OVRD to override the signal “rxtx_auxpll_bias_en”.
RXTX_AUXPLL_BIAS_EN_OVRD

Override value for RXTX_AUXPLL_BIAS_EN
RXTX_AUXPLL_VCO_EN_OVRD_EN

Override control for RXTX_AUXPLL_VCO_EN

0 (0): Normal operation.

1 (1): Use the state of RXTX_AUXPLL_VCO_EN_OVRD to override the signal “rxtx_auxpll_vco_en”.
RXTX_AUXPLL_VCO_EN_OVRD

Override value for RXTX_AUXPLL_VCO_EN
RXTX_AUXPLL_FCAL_EN_OVRD_EN

Override control for RXTX_AUXPLL_FCAL_EN

0 (0): Normal operation.

1 (1): Use the state of RXTX_AUXPLL_FCAL_EN_OVRD to override the signal “rxtx_auxpll_fcal_en”.
RXTX_AUXPLL_FCAL_EN_OVRD

Override value for RXTX_AUXPLL_FCAL_EN
RXTX_AUXPLL_LF_EN_OVRD_EN

Override control for RXTX_AUXPLL_LF_EN

0 (0): Normal operation.

1 (1): Use the state of RXTX_AUXPLL_LF_EN_OVRD to override the signal “rxtx_auxpll_lf_en”.
RXTX_AUXPLL_LF_EN_OVRD

Override value for RXTX_AUXPLL_LF_EN
RXTX_AUXPLL_PD_EN_OVRD_EN

Override control for RXTX_AUXPLL_PD_EN

0 (0): Normal operation.

1 (1): Use the state of RXTX_AUXPLL_PD_EN_OVRD to override the signal “rxtx_auxpll_pd_en”.
RXTX_AUXPLL_PD_EN_OVRD

Override value for RXTX_AUXPLL_PD_EN
RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN

Override control for RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN

0 (0): Normal operation.

1 (1): Use the state of RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD to override the signal “rxtx_auxpll_pd_lf_filter_charge_en”.
RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD

Override value for RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN
RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN

Override control for RXTX_AUXPLL_ADC_BUF_EN

0 (0): Normal operation.

1 (1): Use the state of RXTX_AUXPLL_ADC_BUF_EN_OVRD to override the signal “rxtx_auxpll_adc_buf_en”.
RXTX_AUXPLL_ADC_BUF_EN_OVRD

Override value for RXTX_AUXPLL_ADC_BUF_EN
RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN

Override control for RXTX_AUXPLL_DIG_BUF_EN

0 (0): Normal operation.

1 (1): Use the state of RXTX_AUXPLL_DIG_BUF_EN_OVRD to override the signal “rxtx_auxpll_dig_buf_en”.
RXTX_AUXPLL_DIG_BUF_EN_OVRD

Override value for RXTX_AUXPLL_DIG_BUF_EN
RXTX_RCCAL_EN_OVRD_EN

Override control for RXTX_RCCAL_EN

0 (0): Normal operation.

1 (1): Use the state of RXTX_RCCAL_EN_OVRD to override the signal “rxtx_rccal_en”.
RXTX_RCCAL_EN_OVRD

Override value for RXTX_RCCAL_EN
TX_HPM_DAC_EN_OVRD_EN

Override control for TX_HPM_DAC_EN

0 (0): Normal operation.

1 (1): Use the state of TX_HPM_DAC_EN_OVRD to override the signal “tx_hpm_dac_en”.
TX_HPM_DAC_EN_OVRD

Override value for TX_HPM_DAC_EN
TX_MODE_OVRD_EN

Override control for TX_MODE

0 (0): Normal operation.

1 (1): Use the state of TX_MODE_OVRD to override the signal “tx_mode”.
TX_MODE_OVRD

Override value for TX_MODE
RX_MODE_OVRD_EN

Override control for RX_MODE

0 (0): Normal operation.

1 (1): Use the state of RX_MODE_OVRD to override the signal “rx_mode”.
RX_MODE_OVRD

Override value for RX_MODE

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data